

*SHK*  
*A*

PTO/SB/61 (11-03)  
Approved for use through 07/31/2008. OMB 0651-0031  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

|  |  |  |
|--|--|--|
| <b>PETITION FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED<br/>UNAVOIDABLY UNDER 37 CFR 1.137(a)</b>   |  | <b>Docket Number (Optional)</b><br>0553-0163 |
| <b>First Named Inventor:</b> Satoshi Murakami <b>Art Unit:</b> 2815  |  |  |
| <b>Application Number:</b> 09/516,082 <b>Examiner:</b> Eugene Lee  |  |  |
| <b>Filed:</b> March 1, 2000  |  |  |
| <b>Title:</b> Semiconductor Device and Method of Manufacturing the Same  |  |  |
| <b>Attention:</b> Office of Petitions<br>Mail Stop Petition<br>Commissioner for Patents<br>P.O. Box 1450<br>Alexandria, VA 22313-1450  |  |  |
| <p><b>NOTE:</b> If information or assistance is needed in completing this form, please contact<br/>Petitions Information at (703) 305-9382.</p> <p>The above-identified application became abandoned for failure to file a timely and proper reply to a notice or action by the United States Patent and Trademark Office. The date of abandonment is the day after the expiration date of the period set for reply in the Office notice or action plus any extensions of time actually obtained.</p> <p><b>APPLICANT HEREBY PETITIONS FOR REVIVAL OF THIS APPLICATION.</b><br/><b>NOTE:</b> A grantable petition requires the following items:</p> <ul style="list-style-type: none"><li>(1) Petition fee.</li><li>(2) Reply and/or issue fee.</li><li>(3) Terminal disclaimer with disclaimer fee-required for all utility and plant applications filed before June 8, 1995, and for all design applications; and</li><li>(4) Adequate showing of the cause of unavoidable delay.</li></ul> <p><b>1. Petition fee</b></p> <p><input type="checkbox"/> Small entity - fee \$ _____ (37 CFR 1.17(l)). Applicant claims small entity status.<br/>See 37 CFR 1.27.</p> <p><input checked="" type="checkbox"/> Other than small entity - fee \$ <u>110.00</u> (37 CFR 1.17(l)).</p> <p><b>2. Reply and/or fee</b></p> <p><b>A. The reply and/or fee to the above-noted Office action in the form of</b><br/><u>Amendment E - After Final, IDS, RCE &amp; Check for \$1,958.00</u> (identify the type of reply):</p> <p><input checked="" type="checkbox"/> has been filed previously on <u>February 3, 2004</u>.</p> <p><input checked="" type="checkbox"/> is enclosed herewith (with the correct serial number).</p> <p><b>B. The issue fee of \$ _____</b></p> <p><input type="checkbox"/> has been filed previously on _____.</p> <p><input type="checkbox"/> is enclosed herewith.</p> |  |  |

[Page 1 of 3]

This collection of information is required by 37 CFR 1.137(a). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.  
If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

07/08/2004 CNGUYEN 00000086 09516082

110.00 DP  
01 FC:1452

**PETITION FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED  
UNAVOIDABLY UNDER 37 CFR 1.137(a)**

**3. Terminal disclaimer with disclaimer fee**


- ☐ Since this utility/plant application was filed on or after June 8, 1995, no terminal disclaimer is required.
- ☐ A terminal disclaimer (and disclaimer fee (37 CFR 1.20(d)) of \$ \_\_\_\_\_ for a small entity or \$ \_\_\_\_\_ for other than a small entity) disclaiming the required period of time is enclosed herewith (see PTO/SB/63).

**4. An adequate showing of the cause of the delay, and that the entire delay in filing the required reply from the due date for the reply until the filing of a grantable petition under 37 CFR 1.137(a) was unavoidable, is enclosed.**

**WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.**

June 30, 2004

Date

  
Signature

312-236-8500

Telephone Number

Stephen B. Heller

Typed or printed name

30,181

Registration Number, if applicable

200 West Adams, Suite 2850

Address

Chicago, Illinois 60606

Address

- Enclosure ☒ Fee Payment
- ☒ Reply - Amendment E, Information Disclosure Statement and Request for Continued Examination
- ☐ Terminal Disclaimer Form
- ☒ Additional sheets containing statements establishing unavoidable delay
- ☐ \_\_\_\_\_


**CERTIFICATE OF MAILING OR TRANSMISSION (37 CFR 1.8(a))**

I hereby certify that this correspondence is being:

- ☒ deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.
- ☐ transmitted by facsimile on the date shown below to the United States Patent and Trademark Office at (703) 872-9306.

June 30, 2004

Date

  
Signature

Christine A. Barglik

Typed or printed name of person signing certificate

**PETITION FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED  
UNAVOIDABLY UNDER 37 CFR 1.137(a)**

**NOTE:** The following showing of the cause of unavoidable delay must be signed by all applicants or by any other party who is presenting statements concerning the cause of delay.

June 30, 2004

Date



Signature

30,181


Registration Number, if applicable

Stephen B. Heller

Typed or printed name

(In the space provided below, please explain in detail the reasons for the delay in filing a proper reply.)

*(Please attach additional sheets if additional space is needed.)*



PATENT  
Attorney Docket No. 0553-0163

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: )  
Satoshi Murakami, et al. )  
Serial No: 09/516,082 )  
Filed: March 1, 2000 )  
Art Unit: 2815 )  
Examiner: Eugene Lee )  
For: SEMICONDUCTOR DEVICE )  
AND METHOD OF )  
MANUFACTURING THE SAME )

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

DATE: June 30, 2004

NAME: Christine A. Barglik

SIGNATURE: *Christine A. Barglik*

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

REASONS FOR DELAY IN FILING THE RESPONSE

An Office Action mailed December 3, 2003 making a final rejection of the pending claims was received on December 8, 2003 and was properly docketed for response (3 month) for March 3, 2004.

On February 3, 2004 a response to the Office Action, namely Amendment E - After Final, was filed along with a Request for Continued Examination, an Information Disclosure Statement, and a check in the amount of \$1,958.00. Copies of these documents are attached hereto as Exhibit 1.

The return postcard indicating receipt of the materials by the Patent Office on February 6, 2004, was received on February 12, 2004. A copy of the postcard is attached as Exhibit 2.


On June 17, 2004 Mark Murphy, one of the attorneys responsible for prosecuting the application, received a telephone call from Examiner Lee inquiring as to whether a response had been filed with respect to the Office Action of December 3, 2003.

At this time, it was determined that in the documents filed by mail on February 3, 2004, the final two numbers of the application's serial number were transposed. Specifically, the application number was listed as 09/516,028. It should have indicated the serial number to be 09/516,082.

Accordingly, even though a full response had been filed in a timely manner, it was not determined that the filing was ineffective to respond to the Office Action until having received a phone call from the Examiner.

Respectfully submitted,

Dated: June 30, 2004

  
\_\_\_\_\_  
Stephen B. Heller  
Registration No.: 30,181

COOK, ALEX, MCFARRON, MANZO,  
CUMMINGS & MEHLER, LTD.  
200 West Adams Street, Suite 2850  
Chicago, Illinois 60606  
(312) 236-8500

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: )  
 )  
Satoshi Murakami, et al. )  
 )  
Serial No: 09/516,028 )  
 )  
Filed: March 1, 2000 )  
 )  
Art Unit: 2815 )  
 )  
Examiner: Eugene Lee )  
 )  
For: SEMICONDUCTOR DEVICE )  
AND METHOD OF )  
MANUFACTURING THE SAME )

I hereby certify that this correspondence is being  
deposited with the United States Postal Service as  
first class mail in an envelope addressed to:  
Commissioner for Patents, P.O. Box 1450,  
Alexandria, VA 22313-1450 on

February 3, 2004

Signature: 

Date February 3, 2004

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

AMENDMENT E - AFTER FINAL

Dear Sir:

In response to the Office Action dated December 3, 2003,  
please amend the above-identified application as follows.

IN THE CLAIMS:

Please amend the following claims 46-88 as follows.

1-45. (Canceled)

46. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;

a gate insulating film over the channel forming region;  
and

a gate electrode formed over the gate insulating film;  
an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;

a color filter having a flattened surface formed over the interlayer insulating film and the conductive layer; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

47. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the gate insulating film, an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;

a color filter having a flattened surface formed over the interlayer insulating film and the conductive layer; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

48. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at

least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter having a flattened surface formed over the interlayer insulating film; and

a pixel electrode formed over the color filter,

wherein the pixel electrode is electrically connected to the first thin film transistor.

49. (previously presented) A device according to claim 48, wherein the gate electrode is located over the channel forming region.

50. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising silicon and having at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter having a flattened surface formed over the interlayer insulating film; and

a pixel electrode formed over the color filter.

51. (previously presented) A device according to claim 50, wherein the gate electrode is located over the channel forming region.

52. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode formed adjacent to the channel forming region with the gate insulating film interposed therebetween;

a first interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;

a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter having a flattened surface formed over the passivation film; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

53. (previously presented) A device according to claim 52, wherein the gate electrode is located over the channel forming region.

54. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over a substrate, the first thin film transistor comprising:

a semiconductor film comprising silicon and having at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

a first interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;

a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride and nitrated silicon oxide;

a color filter having a flattened surface formed over the passivation film; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

55. (previously presented) A device according to claim 54, wherein the gate electrode is located over the channel forming region.

56. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising :

a channel forming region; and

a source region and a drain region in contact with the LDD regions;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the gate insulating film;

an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;

a color filter formed over the interlayer insulating film, the conductive layer and the first thin film transistor; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

57. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising:

a channel forming region; and

a source region and a drain region in contact with the LDD regions;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter formed over the interlayer insulating film and the first thin film transistor; and

a pixel electrode formed over the color filter.

58. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising:

a channel forming region; and

a source region and a drain region in contact with the LDD regions;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

a first interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;

a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride and nitrated silicon oxide;

a color filter formed over the passivation film and the first thin film transistor; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

59. (previously presented) A semiconductor device comprising:

a first thin film transistor comprising:

a semiconductor film comprising at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;

a color filter formed over the interlayer insulating film, the conductive layer and the first thin film transistor; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer;

~~wherein the pixel matrix circuit and the driver circuit are over a same substrate.~~

60. (previously presented) A semiconductor device comprising:

a first thin film transistor comprising:

a semiconductor film comprising silicon and having at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter formed over the interlayer insulating film and the first thin film transistor; and

a pixel electrode formed over the color filter.

61. (previously presented) A semiconductor device comprising:

a first thin film transistor comprising:

a semiconductor film comprising silicon and having at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

a first interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;

a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride and nitrated silicon oxide;

a color filter formed over the passivation film and the first thin film transistor; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

62. (previously presented) A device according to claim 56, wherein the semiconductor film comprises crystalline silicon.

63. (previously presented) A device according to claim 57, wherein the semiconductor film comprises crystalline silicon.

64. (previously presented) A device according to claim 58, wherein the semiconductor film comprises crystalline silicon.

65. (previously presented) A device according to claim 59, wherein the semiconductor film comprises crystalline silicon.

66. (previously presented) A device according to claim 60, wherein the semiconductor film comprises crystalline silicon.

67. (previously presented) A device according to claim 61, wherein the semiconductor film comprises crystalline silicon.

68. (Currently Amended) A device according to claim 46, wherein the semiconductor device further comprising:  
a resin film over the color filter;  
an electrode over the organic resin film; and  
an oxide film of the ~~first~~ electrode in direct contact with at least a portion of a surface of the ~~first~~ electrode,  
wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and  
wherein a storage capacitor comprises the electrode and the pixel electrode with the oxide film interposed therebetween.

69. (Currently Amended) A device according to claim 48, wherein the semiconductor device further comprising:  
a resin film over the color filter;  
an electrode over the organic resin film; and

an oxide film of the ~~first~~ electrode in direct contact with at least a portion of a surface of the ~~first~~ electrode,

wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and

wherein a storage capacitor comprises the ~~first~~ electrode and the pixel electrode with the oxide film interposed therebetween.

70. (Currently Amended) A device according to claim 52, wherein the semiconductor device further comprising:

a resin film over the color filter;

an electrode over the organic resin film; and

an oxide film of the ~~first~~ electrode in direct contact with at least a portion of a surface of the ~~first~~ electrode,

wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and

wherein a storage capacitor comprises the ~~first~~ electrode and the pixel electrode with the oxide film interposed therebetween.

71. (previously presented) A device according to claim 46, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.

72. (previously presented) A device according to claim 48, wherein the semiconductor film further comprises LDD regions

between the channel forming region and the source and drain regions.

73. (previously presented) A device according to claim 52, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.

74. (previously presented) A device according to claim 56, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.

75. (previously presented) A device according to claim 57, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.

76. (previously presented) A device according to claim 58, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.

77. (previously presented) A device according to claim 46, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

78. (previously presented) A device according to claim 47, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

79. (previously presented) A device according to claim 48, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

80. (previously presented) A device according to claim 50, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

81. (previously presented) A device according to claim 52, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

82. (previously presented) A device according to claim 54, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

83. (previously presented) A device according to claim 56, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

84. (previously presented) A device according to claim 57, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

85. (previously presented) A device according to claim 58, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

86. (previously presented) A device according to claim 59, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

87. (previously presented) A device according to claim '60, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

88. (previously presented) A device according to claim 61, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

### REMARKS

We are in receipt of the Office Action dated December 3, 2003, and the above amendment and the following remarks are made in light thereof.

Claims 46-88 are pending in the application. Pursuant to the Office Action, claims 46-88 are rejected. Specifically, claims 59, 65, 68 and 86 are rejected under 35 USC 112 for indefiniteness due to a lack of antecedent basis for certain language in claims 59 and 68. Claims 46, 47, 56 and 62 are rejected under 35 USC 102(e) as being anticipated by Kadota et al. 5,818,550. Claims 48-55, 57, 58, 60, 61, 63, 64, 66 and 67 stand rejected under 35 USC 103 as being unpatentable over Kadota et al. and further in view of Seo 6,323,521. Claims 71, 73, and 74 are rejected under 35 USC 103 as being unpatentable over Kadota et al. and further in view of Ha 5,677,207. Claims 72, 75 and 76 stand rejected under 35 USC 103 as being patentable over Kadota et al. in view of Seo and further in view of Ha. Claims 77, 78, 83 and 86 are rejected under 35 USC 103 for being unpatentable over Kadota et al. further in view of Matsumoto 5,323,042. Claims 79-82, 84, 85, 87 and 88 stand rejected under 35 USC 103 as being unpatentable over Kadota et al. in view of Seo and further in view of Matsumoto. Claim 68 stands rejected under 35 USC 103 as being unpatentable over Kadota et al. further in view of Mikoshiba 5,499,123. Claims 69 and 70 stand rejected under 35 USC 103 as being unpatentable

over Kadota et al. in view of Seo and further in view of Mikoshiba. These rejections are made final.

Turning first to the rejections for indefiniteness. Claims 59 and 68 have been amended to address the examiner's rejection. Additionally, claims 69 and 70 have been amended for similar reasons as apply to claim 68.

Turning to the rejections based upon prior art, all of the pending independent claims, except for claim 59 (which has not been rejected based upon prior art), are rejected over Kadota et al. either alone or in view of one or more of Seo, Ha, Matsumoto, and Mikoshiba.

Turning first to independent claims 46-48, 50, 52, and 54, a color filter is required that has a flatten surfaced formed over the interlayer insulating film and the conductive layer. The examiner contends that Kadota et al. which is a color filter having a flattened surface. The examiner identifies color filters 9R/9G/9B, which are shown in Fig. 1. In addition, the specification for Kadota et al. states, at Col. 4, lines 31-35: "The second layer is overlain by a third layer which is constituted by a planarization film 10 which fills the convexities presented by the TFT and the color filter 9 so as to provide a flat smooth surface." However, the color filters shown in Fig. 1 have concavities and convexities, and thus do not have flattened surfaces. Additionally, the quoted sentence should be understood as indicating that the TFT and the color


filters cause the convexities, and the planarization film takes a roll of flattening the convexities. Accordingly, applicant submits that neither Kadota et al., nor any of the other cited references, teach a color filter having a flattened surface. Thus, applicant submits that independent claims 46-48, 50, 52 and 54, the claims that are dependent therefrom, are patentable over the art of record.

Turning to independent claims 56-58, 60 and 61, these claims require that the color filter be formed over the passivation film or the interlayer insulating film and the first thin film transistor. The color filter shown in Kadota et al. apparently does not cover the TFT's, and the other cited references do not seem teach a color filter covering a passivation film and a TFT. Accordingly, applicant submits that claims 56-58, 60 and 61, and the claims dependent therefrom, are patentable over the art of record.

Based upon the foregoing, applicant believes that the application is now in condition for allowance and an early Office Action in this regard is earnestly solicited.

Respectfully submitted,

Dated: February 3, 2004

  
\_\_\_\_\_  
Stephen B. Heller  
Attorney of Record  
Registration No.: 30,181  
COOK, ALEX, McFARRON, MANZO,  
CUMMINGS & MEHLER, LTD.  
200 West Adams Street, Suite 2850  
Chicago, Illinois 60606  
(312) 236-8500

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# REQUEST FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL

Address to:  
Commissioner for Patents  
Box RCE  
Washington, DC 20231

|                        |                  |
|------------------------|------------------|
| Application Number     | 09/516,028       |
| Filing Date            | March 1, 2000    |
| First Named Inventor   | Satoshi Murakami |
| Art Unit               | 2815             |
| Examiner Name          | Eugene Lee       |
| Attorney Docket Number | 0553-0163        |

This is a Request for Continued Examination (RCE) under 37 CFR 1.114 of the above-identified application. Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant application filed prior to June 8, 1995, or to any design application. See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2.

## 1. Submission required under 37 CFR 1.114

- a. ☐ Previously submitted
- i. ☐ Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on \_\_\_\_\_  
(Any unentered amendment(s) referred to above will be entered).
- ii. ☐ Consider the arguments in the Appeal Brief or Reply Brief previously filed on \_\_\_\_\_
- iii. ☐ Other \_\_\_\_\_
- b. ☒ Enclosed
- i. ☒ Amendment/Reply
- ii. ☐ Affidavit(s)/Declaration(s)
- iii. ☒ Information Disclosure Statement (IDS)
- iv. ☐ Other \_\_\_\_\_

## 2. Miscellaneous

- a. ☐ Suspension of action on the above-identified application is requested under 37 CFR 1.103(c) for a period of \_\_\_\_\_ months. (Period of suspension shall not exceed 3 months; Fee under 37 CFR 1.17(f) required)
- b. ☐ Other \_\_\_\_\_

## 3. Fees

The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed.

- a. ☒ The Director is hereby authorized to charge the following fees, or credit any overpayments, to Deposit Account No. 50-1039
- i. ☒ RCE fee required under 37 CFR 1.17(e)
- ii. ☐ Extension of time fee (37 CFR 1.136 and 1.17)
- iii. ☐ Other \_\_\_\_\_
- b. ☒ Check in the amount of \$ 1,958.00 enclosed
- c. ☐ Payment by credit card (Form PTO-2038 enclosed)

**WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.**

## SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED

|                   |                          |                                   |                  |
|-------------------|--------------------------|-----------------------------------|------------------|
| Name (Print/Type) | Stephen B. Heller        | Registration No. (Attorney/Agent) | 30,181           |
| Signature         | <i>Stephen B. Heller</i> | Date                              | February 3, 2004 |

## CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner For Patents, Box RCE, Washington, DC 20231, or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.

|                   |                          |      |                  |
|-------------------|--------------------------|------|------------------|
| Name (Print/Type) | Kristine Callahan        | Date | February 3, 2004 |
| Signature         | <i>Kristine Callahan</i> |      |                  |

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND Fees and Completed Forms to the following address: Assistant Commissioner for Patents, Box RCE, Washington, DC 20231.

Substitute for form 1442/PTO

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

**(Use as many sheets as necessary)**

|       |   |    |   |
|-------|---|----|---|
| Sheet | 1 | of | 1 |
|-------|---|----|---|

**Complete if Known**

|                        |                  |
|------------------------|------------------|
| Application Number     | 09/516,028       |
| Filing Date            | March 1, 2000    |
| First Named Inventor   | Satoshi Murakami |
| Art Unit               | 2815             |
| Examiner Name          | Eugene Lee       |
| Attorney Docket Number | 0553-0163        |

## U. S. PATENT DOCUMENTS

[illegible]

## FOREIGN PATENT DOCUMENTS

| FOREIGN PATENT DOCUMENTS |           |  |                                |   |   |   |
|--------------------------|-----------|--|--------------------------------|---|---|---|
| Examiner Initials*       | Cite No.† | Foreign Patent Document                      | Publication Date<br>MM-DD-YYYY | Name of Patentee or Applicant of Cited Document | Pages, Columns, Lines, Where Relevant Passages Or Relevant Figures Appear | † |
|                          |           | Country Code* Number * Kind Code* (if known) |                                |   |   |   |
|                          | 2         | JP 328000/1996                               | 12/13/1996                     | Semiconductor                                   |   | X |
|                          |           |  |                                |   |   |   |
|                          |           |  |                                |   |   |   |
|                          |           |  |                                |   |   |   |
|                          |           |  |                                |   |   |   |
|                          |           |  |                                |   |   |   |

|                       |  |                    |  |
|-----------------------|--|--------------------|--|
| Examiner<br>Signature |  | Date<br>Considered |  |
|-----------------------|--|--------------------|--|

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 509. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.<sup>1</sup> Applicant's unique citation designation number (optional).<sup>2</sup> See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 801.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

**If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.**

COOK ALEX MCFARRON M. MANZO  
CUMMINGS & MEHLER, LTD.  
200 W. ADAMS ST. • SUITE 2850  
CHICAGO, ILLINOIS 60606  
(312) 238-6500 • FED. ID NO. 38-4307193

LASALLE BA. N.A.I.  
CHICAGO, ILLINOIS 60603

15842

2-50/710

2/3/2004

PAY TO THE  
ORDER OF

Commissioner for Patents

\$ 1,958.00

One Thousand, Nine Hundred Fifty-Eight & No/100 Dollars

DOLLARS

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

*Edmund Manzo*  
*John P. Cummings*

MEMO

THIS DOCUMENT CONTAINS HEAT SENSITIVE INK. TOUCH OR PRESS HERE. HEAT IMAGE DISAPPEARS WITH HEAT.

COOK ALEX MCFARRON MANZO CUMMINGS & MEHLER, LTD.

2/3/2004 Commissioner for Patents

KC

15842

| Invoice Date | Invoice No. | Description                       | Matter ID | Amount   |
|--------------|-------------|-----------------------------------|-----------|----------|
| 2/3/2004     |             | SBH:kmc Payment for RCE and extra | 0553-0163 | 1,958.00 |



COOK, ALEX, MCFARRON, MANZO, CUMMINGS & MEHLER LTD.  
200 West Adams Street  
Suite 2850  
Chicago, Illinois 60606-5234

RECEIVED  
FEB 1 9 2004

COOE, ALEX, McFARRON,  
MANZO, CUMMINGS & ALEXER

THE U.S. PATENT & TRADEMARK OFFICE  
OFFICIAL MAILROOM STAMP AFFIXED  
HERETO, ACKNOWLEDGES RECEIPT OF:

ENCLOSURES: \_\_\_\_\_

- ( ) Application \_\_\_\_\_  
( ) Specification \_\_\_\_\_ pages  
( ) Claims \_\_\_\_\_ pages  
( ) Abstract \_\_\_\_\_ page(s)  
( ) Drawing Sheets no. \_\_\_\_\_  
( ) Transmittal Letter  
( ) Check \$ 1,958.00 No: 15842  
( ) Declaration/Oath  
( ) Assignment and Cover Sheet  
( ) Information Disclosure Statement w/ CITED REFERENCES  
( ) ~~Response~~/Amendment E - AFTER FINAL  
( ) Extension of Time (In Duplicate)  
( ) Small Entity Status  
( ) Copy of Priority Document  
( ) RCE  
( ) EEETRANSMITTAL (IN DUPLICATE)

RE: APPLICATION

ATTY/SEC: SBH/KLC

File no: 0553-0163

Applicant: Satoshi Murakami

S.N.: 09/516,028 Filing Date: 3/1/2000

Title: Semiconductor Device + Method of  
Manufacturing the Same

Due date: \_\_\_\_\_ Date Sent: 2/3/2004

19/516,082 →

